

Performance Investigation of Ku-bands Adaptive Sigma-Delta Modulation for Small Satellite Transceivers

Farouq M.S. AL-Taweel

Al-Balqa' Applied University, Faculty of Engineering Technology
Communication Engineering Department, Amman- Jordan

Abstract: In this work, a design and implementation of wideband low noise Adaptive Sigma Delta Modulation (ASDM) system is presented. The design and implementation are achieved by using the following components: Analog to Digital Converter (ADC) for radio Wireless Local Area Network (WLAN), and a single Small Parabolic Reflector Antenna (SPRA) for satellite transmitting and receiving signals simultaneously, where the SPRA satisfying the reciprocity theorem. The proposed behavioral ASDM system for satellite radio transceivers utilizes employs a forth order cascaded adaptive sigma delta modulator to achieve the desired oversampling ratio and high resolution. Operational Transconductance Amplifier (OTA) based on CMOS technology is used to design the proposed modulator. Wideband Intermediate Frequency (IF) double conversion super-heterodyne transmitter and receiver were chosen to improve the performance. The performance investigation is realized under MATLAB/Simulink software. The Calculation and Simulation results show a good Image rejection selectivity, and improve the power flux density of the (SPRA) antenna.

Keywords: performance investigation, ASDM system, ADC, WLAN, Small Parabolic Reflector Antenna, OTAs, power flux density.

1. Introduction

Sigma delta modulation with cascaded stages have been proposed by [1-2]. The proposed approach utilizing both digital correction method and improving the sensitivity of OTAs adaptation circuits used in high precession analogue design. As a result the design and architecture modulator circuit were improved.

Achieving high resolution and large bandwidth is accomplished using high-order adaptive sigma delta modulators. In addition to that, the slope-overload distortion for any varying input signal and the higher-order noise shaping function was realized using cascaded second order SDM. These circuits are sensitive to analog circuit imperfections which depend on the usage of good matching circuits between the digital output and the analog filter. A prominent problem of the design of cascaded delta sigma modulation is the leakage of quantization noise which should be reduced in the analog or digital estimation circuit design.

Sigma delta quantization technique estimates the quantization error of the first stage, which is quantized by multibit in the second stage. Also this modulator requires mismatch-shaping DAC

in the first stage. Cancellation of the imperfect error causes the leakage of the quantization noise. To reduce the leakage, sigma delta modulation with second order cascaded stages are used. In the first stage of a DAC of 1-1.5-bit is applied where a DAC of 8-12-bit is applied in the second stage. In addition to that, an adaptive digital FIR filter is applied in second stage to more reduce the noise [2 -3].

This work, investigates the performance higher order of ASDM, mainly the forth-order cascaded modulator.

Each section consists of adaptive quantization modulator with backward estimation, by feedback the output encoded signal through the adaptation scheme to give the continuously estimating of the amplitude of the quantized input signal, with low OSR equal 16. The output pulse of encoded signal feedback through adaptation scheme, which consists of low pass filter followed by rectifier based on OTAs, which controlled voltage gain to continuously estimating the amplitude of sampling instantaneously (Time varying the step size) to eliminate the varying input signal. If the input

V. Calculation and Simulation Results

Using Matlab/Simulink simulation we try to belt a good model for our proposed system. So that the simulation model for dual intermediate frequency receiver system shown in Fig. 4,




Fig.4. Simulink block diagram for dual intermediate frequency receiver system Where the oscilloscope waveforms for the proposed simulation circuit for high frequency input modulated signal, the output of LNA, the output of the first mixer, and the signal after the second intermediate frequency band pass filter are shown in Fig. 5.




Fig.5. Input and output RF waveform for the proposed simulation circuit

From the spectrum analyzer waveform for the proposed simulation circuit shown in Fig. 6, we show a good similarity (with slop = 0.002ms) for the input and output amplitude spectrum.




Fig.6. Input and output amplitude spectrum for the proposed simulation circuit

The SD/ADC converts f_{IF} signal into digital form, using Operational Transconductance Amplifier (OTA/CMOS technology), and the output is applied to digital signal processing (DSP) where the original baseband signal is obtained.

From DSP output, the baseband signal by converting up to (17.3 - 17.8) GHz, it is amplified by HPA and it is sent to the antenna through a duplexer.

IV. SPRA Transceivers Calculations

The proposed SPRA's are the most commonly used in satellite communication systems. The antenna provides the maximum gain to concentrate the electromagnetic wave in a given direction (Seyfollab S.et all 1999, Scott K.et all 2006, and Dennis Roddy 2006). The design of SPRA is depending on required coverage area, in the far field (Fraunhofer) region, where the radiated fields from transverse electro-magnetic radio waves for satellite communications are decreased with the increase of distance from the antenna.

The half-power beam width (3dB beam width) is given by[reference]

$$\alpha_{3dB} = K \frac{\lambda}{D} \quad (3)$$

where $k = 65^\circ - 75^\circ$, is the antenna taper factor, λ is the wave length of the transverse electromagnetic wave. For K_u band, the up-link frequency is given by

$$\lambda = \frac{c}{f} = \frac{3 \times 10^8}{12.7 \times 10^9} = 0.023m$$

(4)

So the half power beam width is

$$\alpha_{3dB} = k \frac{\lambda}{D} = 65 \frac{0.023m}{3m} = 0.5^\circ$$

The maximum antenna gain is proportional to its area where the effective area of the aperture plan is

$$A = \eta \frac{\pi D^2}{4} \quad (6)$$

where η (0.5-0.8) is antenna efficiency and D is small aperture diameter.

The maximum gain is

$$G = \eta \frac{4\pi}{\lambda^2} A = \eta \left(\frac{\pi D}{\lambda} \right)^2 \quad (7)$$

$$= 0.7 \left(\frac{\pi \cdot 3m}{0.023m} \right)^2 = 117539$$

$$G_{dB} = 10 \text{Log}(117539) = 50.7 \text{ dB}$$

From the results for SPRA calculation, the narrow beam width is 0.5° , as seen from the 36.000 km geostationary orbit height with gain of 50 dB which covered a small area on the earth (Seyfollab S.et all 1999, and Scott K.et all 2006) ,to express the performance of the satellite communication links.

The Transmitted power flux density Φ_t of a satellite radio wave is

$$\Phi_t = \frac{G P_t}{4\pi d^2} = \frac{EIRP_t}{4\pi d^2} \quad (8)$$

where P_t is the transmitted power of the antenna, d is the range of distance and EIRP is the equivalent isotropic radiated power. So EIRB is the maximum power flux density at distance d from a transmit antenna with gain G to the Satellite.

$$EIRP = G P_t \quad (9)$$

$$[EIRP] = [G] + [P_t] = \text{in dBW} \quad (10)$$

The HPA converts f_{IF} to f_{RF} , so the up-link frequency 17.8 GHz with transmit power of 90 W and antenna gain of 50.7 dB. Therefore,

$$[EIRP] = 10 \log \left(\frac{90W}{1W} \right) + 50.7dB \quad (11)$$

$$= 19.5$$

$$\text{dBW} + 50.7dB = 70.2 \text{ dBW}.$$

(5)

Conclusions

The noise leakage is cancelled by using adaptive analog circuits. The modulator employs 1-bit level quantization and 4-bits quantization in the final stage of 2-2 cascaded circuit, so the increase SNR at oversampling ratio achieved using adaptive circuit for each cascaded stage A brief overview of the proposed ASDC, and Small Parabolic Reflector Antenna (SPRA) was introduced, for optimal design of wide band double superheterodyne satellite transmitter and receiver, in which high IF frequency improves the performance and the image rejection.

The calculations and simulation results obtained for the ASDM/ADC will achieve a peak SNR of 98 dB for $N = 4$ bits. Also for SPRA antenna the product of the transmit power for up-link frequency 17.8 GHz, the [EIRP] equals 70.2 dBW. Which is most suitable for small satellite radio transceivers.

References

- [1] Babita R. Jose, Mythili P. Jimson Mathew, D.k. Pradhan, "wideband low-Distortion Sigma-Delta ADC for WLAN. 1-4244-0983-7/07/\$25.00©2007 IEEE.
- [2] Hawksford, M.O.J., 2005. Parametrically Controlled noise shaping in variable state-step-back pseudo-Trellis SDM. IEE, Proceedings online no. 20051076.
- [3] Farouq M. Al-taweel, "Cascaded Second Order stages Adaptive Delta Sigma Modulation using OTAs," Journal of Applied Sciences 13(6). ISSN 1812-5654 / DoI: 10.3923/ jas. 2013.948.951 © 2013 Asian Network for Scientific Information.
- [4] Sanjida Sharmin Mohona¹, Laboni Islam², professor Dr. Md. Osman Goni³, "Modeling of Transmitter & Receiver for VSAT Communication System," American Journal of Engineering Research (AJER) e ISSN: 2320-0847 P- ISSN: 2320-0936. Volume – 04, issue -02, pp-79-86. 2015.
- [5] A.Silva, J. Guilherm, R.F. Neves, N. Horta, "Designing Reconfigurable Multistandard Analog Baseband Front-End for 4G Mobile Terminals: System Level Design," SAS 2005,Kobe, Japan, p.p.5982-5985.
- [6] Eric J.Van der Zwan, Kathleen Philips, and Corne A.Bastiaansen, "A 10.7MHZ IF-to baseband $\Sigma\Delta$ A/D Conversion System for AM/FM Radio Receiver," IEEE Journal of solid-state circuits, vol.35, No12, December 2000.
- [7] Dinesh Bharadia, Emily Mc Milin, Sachin Katti, "Full Duplex Radios," SIGCOMM'13, August 12-16, 2013, Hong Kong, ASM 978-1-4503-2056-6/08.
- [8] Hasham Ahmed Khushk, Van Tam Nguyen, Partick Loumeau, "Improved cascaded Delta-Sigma Architecture with High Signal to Noise Ratio and Reduced Distortion," 978-1-4244-2332-3/08, ©2008 IEEE.
- [9] Ezeagwu C.O1, Ufoaroh S.U2, Nnebe S.U3, Nwalozie Gerald.C4, "Modeling and Performance Evaluation of a Superheterodyne Receiver," International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering (An ISO 3297: 2007 certified Organization) Vol.3, Issue 3, March 2014.
- [10] Alberto Valdes-Garcia, Radhika Venkatasubramanian, Raugakrishnan Srinivasan, Jose Silva-Martines and Edgar Sanchez-Sinencio, "A CMOS RF RMS Detector for Built-in Testing of Wireless Transceivers," Proceedings of the 23rd IEEE VLSI Test Symposium (VTS05). 1093-0167/05 IEEE.2005.
- [11] Seyfollab S. Bazarjant, Steven C. Ciccarelli, Saed G. Younis, Deniel K. Butterfield, "Receiver with Sigma Delta analog-to-digital converter for sampling a received signal," patent/ US6005506 A.U.S. Dec. 1999.
- [12] Dennis Roddy, Satellite Communication. Mobile service, Fourth edition Copyright 2006, Mc craw-hill.
- [13] Scott K. Reynolds, Brain A. Floyd, Ullrich R. Pfeiffer, Troy Beukea, Janusz Grzyb, Chuck Haymes, Brian Gaucher, and Mehmet Soyuer, "A Silicon 60-GHz Receiver and Transmitter chipset for board band communications," IEEE Journal of solid-state circuits. Vol.41, No.12, December 2006.